

---

# EXHIBIT D

---



(10) **Patent No.:** US 8,035,112 B1  
(45) **Date of Patent:** Oct. 11, 2011

6,297,100	B1	10/2001	Kumar et al.
6,316,806	B1	11/2001	Mo
6,344,663	B1	2/2002	Slater et al.

6,362,495	B1	3/2002	Schoen et al.	
6,465,807	B1	10/2002	Ueno	
6,573,534	B1 *	6/2003	Kumar et al.	257/77

6,815,293	B2*	11/2004	Disney et al. ....	438/268
6,894,319	B2	5/2005	Kobayashi et al.	
7,074,643	B3	7/2006	Rao.	

7,498,633	B2	3/2009	Cooper et al.	
7,521,731	B2*	4/2009	Shimoda et al.	257/183
7,622,741	B2*	11/2009	Miura	257/77
2003/0073270	A1*	4/2003	Hisada et al.	438/197

2006/0065925	A1	3/2006	Yoshida
--------------	----	--------	---------

#### OTHER PUBLICATIONS

U.S. Appl. No. 10/821,613, filed Apr. 9, 2004, Cooper et al.

B. Arun Baliga, "Power Semiconductor Devices," PWS Publishing Co., 1996, Ch. 7, "Power MOSFET," pp. 335-421.

(Continued)

(74) *Attorney, Agent, or Firm*—William F. Bahret; R.

**FIGURE 1**

best in the fish

including a silicon carbide wafer having a substrate and a drift

source regions formed adjacent an upper surface thereof; a first oxide layer on said upper surface of said drift layer; a

plurality of polysilicon gates above said first oxide layer; said plurality of polysilicon gates including a first gate adjacent a first of said source regions; an oxide layer over said first

source region of greater thickness than said first oxide layer, and, an oxide layer over said first gate of substantially greater thickness than said oxide layer over said first source region.

16 Claims, 5 Drawing Sheets

21

Diagram showing a cross-section of a semiconductor device. The structure includes an N+ Source region, a gate stack, and a channel region. A dimension line indicates a width of 25 units.

32	33	29
----	----	----

23

\_\_\_\_\_

**Priority Date:** April 23, 2008

**Filed Date:** April 23, 2009

**Issued Date:** October 11, 2011

**Expiration Date:** July 23, 2029

**Inventors:** Cooper, James A., Saha, Asmita

### Exemplary Claim: 6


## Claim 6

A **mosfet structure**, comprising:

a **(SUB) silicon carbide wafer having a substrate body** with an **(US) upper surface**,  
said **(SUB) substrate body** having **(SR) at least one source region** formed **(US) adjacent said upper surface**;  
a **(SOX) substrate surface oxidation layer** on said **(US) upper surface** of said **(SUB) substrate body** and **(ST) adjacent said source region**;  
**(GAT) at least two polysilicon gates** above said **(SOX) substrate surface oxidation layer**, said **(GAT) gates**  
each having a **(TOP) top**, a **(BOT) bottom** and **(SID) sides**, wherein a **(ST) first source region of said at least one source region** is juxtaposed between **(GAT) first and second adjacent gates of said at least two polysilicon gates**;  
a **(GOX) gate oxide layer**, thicker than said **(SOX) substrate surface oxidation layer**, over said **(TOP) tops** and **(SID) sides** of **(GAT) each of said gates**; and  
a **(ML) material layer** over said **(ST) first source region** and between said **(GOX) gate oxide layers** on said **(SID) sides** of said **(GAT) gates**,  
said **(ML) material layer** comprising one of an oxide and a **(ML) metal contact**.

## Claim 6

A **mosfet structure**, comprising:




## SCTW90N65G2V


Datasheet

---

**Silicon carbide Power MOSFET 650 V, 119 A, 18 mΩ (typ., T<sub>J</sub> = 25 °C)  
in an HiP247 package**



**HiP247**



AMD1475v1\_noZen

### Features

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
SCTW90N65G2V	650 V	24 mΩ	119 A

- Very high operating junction temperature capability (T<sub>J</sub> = 200 °C)
- Very fast and robust intrinsic body diode
- Extremely low gate charge and input capacitances

### Applications


- Switching applications
- Power supply for renewable energy systems
- High frequency DC-DC converters

### Description

This silicon carbide Power MOSFET device has been developed using ST's advanced and innovative 2<sup>nd</sup> generation SiC MOSFET technology. The device features remarkably low on-resistance per unit area and very good switching performance. The variation of switching loss is almost independent of junction temperature.

Claim 6


a **(SUB)** silicon carbide wafer having a substrate body with an **(US)** upper surface,



**Note:** The cross-section SEM above includes silicon carbide, metal, insulators and polysilicon.

Claim 6


said (SUB) substrate body having (SR) at least one source region formed (US) adjacent said upper surface;



**Note:** The top down SEM SEPC above has had the top metal layer removed.

Claim 6

a (SOX) substrate surface oxidation layer on said (US) upper surface of said (SUB) substrate body and (SR) adjacent said source region;




**Note:** The SEM cross section of the SiC device is shown above.

**Note:** The elemental maps on the right are shown for the pink box, silicon (Si) and oxygen (O) maps are shown.



Claim 6


a (SOX) substrate surface oxidation layer on said (US) upper surface of said (SUB) substrate body and (SR) adjacent said source region;





## Claim 6

(GAT) at least two polysilicon gates above said (SOX) substrate surface oxidation layer, said (GAT) gates each having a (TOP) top, a (BOT) bottom and (SID) sides,




**Note:** The SEM cross section of the SiC device is shown above.

**Note:** The elemental maps on the right are shown for the pink box, silicon (Si) and oxygen (O) maps are shown.


Claim 6

wherein a (SR) first source region of said at least one source region is juxtaposed between (GAT) first and second adjacent gates of said at least two polysilicon gates;



## Claim 6

a **(GOX) gate oxide layer**, thicker than said **(SOX) substrate surface oxidation layer**, over said **(TOP) tops** and **(SID) sides** of **(GAT) each of said gates**; and



**Note:** The SEM cross section of the SiC device is shown above.

**Note:** The elemental maps on the right are shown for the pink box, silicon (Si) and oxygen (O) maps are shown.

## Claim 6

a (ML) material layer over said (SR) first source region and between said (GOX) gate oxide layers on said (SID) sides of said (GAT) gates, said (ML) material layer comprising one of an oxide and a (ML) metal contact.

